Heterogeneous Chip Integration Process for Flexible Wireless Microsystem Application
نویسندگان
چکیده
منابع مشابه
Enabling Capillary Self-Assembly for Microsystem Integration
Efficient and precise assembly of very-large quantities of sub-millimeter-sized devices onto pre-processed substrates is presently a key frontier for microelectronics, in its aspiration to large-scale mass production of devices with new functionalities and applications (e.g. thin dies embedded into flexible substrates, 3D microsystem integration). In this perspective, on the one hand establishe...
متن کاملMulti-batch Self-assembly for Microsystem Integration
In this paper, we describe a parts-to-substrate self-assembly approach driven by surface tension. To perform assembly, the substrates are prepared with hydrophobic gold patterns as binding sites. The binding sites are activated by adsorption of an alkanethiolate self-assembled monolayer (SAM), while they can be de-activated by electrochemical reductive desorption of the monolayer. Therefore, as...
متن کاملApplication-Specific Heterogeneous Network-on-Chip Design
As a result of increasing communication demands, application-specific and scalable Network-onChips (NoCs) have emerged to connect processing cores and subsystems in Multiprocessor Systemon-Chips. A challenge in application-specific NoC design is to find the right balance among different tradeoffs, such as communication latency, power consumption and chip area. We propose a novel approach that g...
متن کاملHISNs: Distributed gateways for application-level integration of heterogeneous wireless networks
Integration of different kinds of wireless networks to provide people seamless and continuous network access services is a major issue in the B3G network. In this paper, we propose and implement a novel Heterogeneous network ∗This paper is an extension of the work that won the championship of the Mobile Hero contest sponsored by Industrial Development Bureau of Ministry of Economic Affairs, Tai...
متن کاملAn Application-Oriented Approach for Designing Heterogeneous Network-on-Chip
An on-chip interconnect is a critical shared resource that affects the performance-energy envelope of an entire multicore system. This aspect has led to a plethora of proposals in recent years for efficiently architecting the network-on-chip (NoC) substrate. However, most of these designs are agnostic to the actual application requirements in that, they attempt to optimize a generic set of obje...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Electron Devices
سال: 2011
ISSN: 0018-9383,1557-9646
DOI: 10.1109/ted.2010.2102357